

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings of claims in the application:

**Listing of Claims:**

1. (Currently Amended) A method for manufacturing integrated circuit devices including capacitor structures, the method comprising:
  - providing a substrate, including an overlying thickness of first ~~insulating~~ dielectric material;
  - forming a plurality of openings within the thickness of the first ~~insulating~~ dielectric material ~~and a region of the dielectric material~~, each of the openings including a width and a height;
  - forming a barrier layer overlying an exposed surface of each of the plurality of openings;
  - filling each of the openings with a metal layer, the metal layer occupying substantially an entire region of each of the openings to form a plurality of metal structures, each of the metal ~~structure~~ structures having a width and height;
  - planarizing a surface of the metal layer;
  - patterning ~~[[the]]~~ a region to expose each of the metal structures to expose the barrier layer overlying each of the metal structures, thereby forming an array;
  - forming ~~[[an]]~~ a capacitor insulating layer overlying ~~each of the exposed barrier layer structures~~ the array; and
  - forming a second metal layer overlying the capacitor insulating layer ~~overlying the barrier layer structures~~, whereupon each of the metal layer structures, overlying capacitor insulating layer, and second metal layer form a capacitor structure; and
  - planarizing the second metal layer.
2. (Original) The method of claim 1 wherein the metal structures comprise substantially copper material or tungsten or aluminum.

3. (Original) The method of claim 1 wherein the insulating layer is silicon nitride or PECVD silicon nitride.

4. (Original) The method of claim 1 wherein the insulating layer is maintained at a temperature below 400 degrees Celsius.

5. (Original) The method of claim 1 further comprising forming a dual damascene interconnect structure within the first insulating material concurrently with one or more of the steps of forming the integrated circuit.

6. (Original) The method of claim 1 wherein the barrier metal layer comprises tantalum nitride.

7. (Currently Amended) The method of claim 1 wherein the second metal layer comprises tungsten, the tungsten ~~filling~~ filling the region occupied by the plurality of metal structures.

8. (Original) The method of claim 1 wherein the patterning comprises selective removal of a portion of the first insulating material to expose the plurality of metal structures.

9. (Original) The method of claim 8 wherein the selective removal uses an etchant selected from  $\text{C}_4\text{F}_8$ ,  $\text{CO}$ ,  $\text{O}_2$ ,  $\text{CF}_4\text{N}_2$ ,  $\text{ArSF}_6$ ,  $\text{CHF}_3$ ,  $\text{CH}_3\text{F}$ ,  $\text{C}_4\text{F}_6$ , and  $\text{C}_2\text{F}_6$ .

10. (Original) The method of claim 1 wherein the integrated circuit is a mixed mode signal device.

11-16.(Canceled)

17. (Currently Amended) A method for manufacturing integrated circuit devices including capacitor structures, the method comprising:

providing a semiconductor substrate;

forming an overlying thickness of first insulating material on the semiconductor substrate;

defining a capacitor region and an interconnect region;

forming a plurality of openings within the thickness of the first insulating material and the capacitor region of the first insulating material, each of the openings including a width and a height;

forming a plurality of openings within the thickness of first insulating material in the interconnect region;

forming a barrier layer overlying an exposed surface of each of the plurality of openings in the capacitor region and the interconnect region;

filling each of the openings with a metal material, the metal material occupying substantially an entire region of each of the openings to form a plurality of metal structures, each of the metal ~~structure~~ structures having a width and height;

planarizing a surface region of each of the metal structures;

patterning the capacitor region to expose the barrier layer on each of the metal structures to form an opening within the capacitor region excluding the plurality of metal structures and barrier layer, the plurality of metal structures and barrier layer forming a first electrode array structure of a capacitor;

forming an insulating layer overlying each of the exposed barrier layer structures to form a capacitor dielectric for the capacitor;

filling the opening within the capacitor region using a second metal layer overlying the capacitor insulating layer to form a second electrode structure of the capacitor; and planarizing the second metal layer.

18. (Original) The method of claim 17 wherein the second metal layer comprises a copper material.

19. (Original) The method of claim 17 wherein the metal material is copper fill material.